Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Microchip Technology/ATSAME70N21B/MPU/CTRL#0x0
MPU Control Register
Enables the MPU
Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers.
Enables privileged software access to the default memory map.
https://github.com/cmsis-svd/cmsis-svd-data